

## **Built on NuttX**

### Flown on Drones



http://www.nscdg.com

Gouda, NL 07/17/2019

### **PX4** is a **BSD** licensed Open Source Autopilot

Website: https://px4.io

**Github:** https://github.com/PX4

The PX4 project was started by Lorenz Meier in 2008 on and flown on Pixhawk



Second generation Pixhawk drone – Zurich 2009

"A decade ago, little did I know that my student project at the Computer Vision and Geometry Lab at ETH Zurich would end up becoming the de facto standard in the drone industry." - Lorenz Meier

### **Pixhawk is an Open Hardware Reference Standard**

#### Website: http://pixhawk.org

**Github:** https://github.com/pixhawk



### What is an Open Hardware Reference Standard?

#### Website: https://dev.px4.io/v1.9.0/en/debug/reference-design.html

Ordinal	PORT	PIN	176-pin STM32F765IIK Signal	176-pin STM32F765IIK FMU USAGE	Functional Description
0		0	1001 100	0473 V	Analog INPUT: Battery (aka Brick) voltage s
0	РА	0	ADCI_IN0	BAILV	low source impedance
1	PA	1	ADC1_IN1	BAT1_I	Brick module
2	PA	2	ADC1_IN2	BAT2_V	Analog INPUT: Battery (aka Brick) voltage s low source impedance
3	PA	3	ADC1_IN3	BAT2_I	Analog INPUT: Battery (aka Brick) current s Brick module
4	PA	4	$\Pi_{\lambda} \mathcal{Q}_{\lambda} \mathcal{Q} \mathcal{Q}_{\lambda} \mathcal{Q}_{\lambda} \mathcal{Q}_{\lambda} \mathcal{Q}_{\lambda} \mathcal{Q}_{\lambda}$	UX4 ALCI WARE 2	Analog INPUT: Can be used to sense any a dependent. Leave NC if not used
5	PA	5	TIM2_CH1_IN	FMU_CAP1	Digital INPUT: Typicaly used for PWM inpu
6	PA	6	SPI1_MISO	SPI1_MISO_SENSOR1	Digital INPUT: SPI Bus 1 Master In Slave Ou
7	PA	7	TIM14_CH1	HEATER	Digital OUTPUT: Active High, Open Circuit FET to switch on and off resistor as heater,
8	PA	8	CAN3_RX	CAN3_RX	Digital INPUT: Connected to CAN Transceiv with Silent control (A HIGH level on pin S s
9	PA	9	USB_OTG_FS_VBUS	VBUS	Digital INPUT: Provides the VBUS sensing f used to enter bootloader when FMU is con terminator w/ ESD protection
10	PA	10	TIM1_CH3	FMU_CH2	Digital I/O: Output: PWM, GPIO, Input: PW note
11	PA	11	USB_OTG_FS_DM	USB_DM	Digital I/O: USB D Minus, recommend NUF
12	PA	12	USB_OTG_FS_DP	USB_DP	Digital I/O: USB D Plus, recommend NUF20
13	PA	13	SWDIO	JTAG-SWDIO	Digital I/O: Connected to Pin 4 of the Dron https://wiki.dronecode.org/workgroup/co
14	PA	14	SWCLK	JTAG-SWCLK	Digital INPUT: Connected to Pin 5 of the D https://wiki.dronecode.org/workgroup/co
15	PA	15	CAN3_TX	CAN3_TX	Digital OUTPUT: Connected to CAN Transco with Silent control (A HIGH level on pin S s
16	РВ	0	ADC1_IN8	RSSI_IN	Analog INPUT: RSSI connected through 10 220R to connector pin (May Also be used a
17	РВ	1	TIM3_CH4	nLED_RED	Used for status, may be a discrete LED. Do ANODE can be V5 or V3.3) Digital OUTPUT: Active Low, PWM capable
18	PB	2			available Digital GPIO
19	PB	3	TIM2_CH2_IN	FMU_CAP2	Digital INPUT: Typicaly used for PWM inpu
20	PB	4	PB4	SPI1_DRDY1_ICM20689	Digital INPUT: Ready Interrupt from ICM20
21	PB	5	SPI6_MOSI	SPI6_MOSI_EXTERNAL2	Digital OUTPUT: SPI Bus 6 Master Out Slav
22	PB	6	USART1_TX	USART1_TX_GPS1	Digital OUTPUT: USART1 TX is used for GP
23	PB	7	USART1_RX	USART1_RX_GPS1	Digital INPUT: USART1 RX is used for GPS1
24	PB	8	I2C1_SCL	I2C1_SCL_GPS1	Digital OUTPUT: I2C Bus 1's Clock paired w
25	PB	9	I2C1_SDA	I2C1_SDA_GPS1	Digital I/O: I2C Bus 1's Data paired with GP
26	PB	10	PB10	nSPI5_RESET_EXTERNAL1	Digital OUPUT: Reserved for SPI 5 reset or
27	PB	11	TIM2_CH4_IN	FMU_CAP3	Digital INPUT: Typicaly used for PWM inpu
28	РВ	12	CAN2_RX	CAN2_RX/UART5_RX_ESC	Digital INPUT: Connected to CAN Transcelu with Silent control (A HIGH level on pin S s UART5 RX for Serial ESC
29	РВ	13	CAN2_TX	CAN2_TX/UART5_TX_ESC	Digital OUTPUT: Connected to CAN Transco with Silent control (A HIGH level on pin S s UARTS TX for Serial ESC
30	PB	14	PB14	SPI1_DRDY2_BMI055_GYRO	Digital INPUT: Ready Interrupt from BMI05
31	PB	15	PB15	SPI1_DRDY3_BMI055_ACC	Digital INPUT: Ready Interrupt from BMI05 present
32	PC	0	ADC1_IN10	SCALED_V5	Analog INPUT: V5 Input voltage sense, resi
33	PC	1	ADC1_IN11	SCALED_VDD_3V3_SENSORS	Analog INPUT: Sensor 3.3 V voltage sense,
34	PC	2	ADC1_IN12	HW_VER_SENSE	Analog INPUT: Used to determine Board V HW REV and VER ID tab
35	PC	3	ADC1_IN13	HW_REV_SENSE	Analog INPUT: Used to determine Board R
		_			



analog introl. Osed to determine board nevision by sensing the new site needs of the needs of the

# What Happens when you create an Open Hardware Reference Standard?



### **Pixhawk FMUv{5:6}[X] Reference Standard** Current and Future FMU Versions



FMUv5X Pixhawk 5X STM32F765/STM32F100 FMUv6 Pixhawk 6 STM32H753/STM32F100

Prototype phase

FMUv6X Pixhawk 6X STM32H753/STM32F100





#### Why PX4 Chose NuttX

- The BSD Licensing "BSD licenses are a family of <u>permissive free software licenses</u>, imposing minimal restrictions on the use and distribution of covered software. This is in contrast to <u>copyleft</u> licenses, which have <u>share-alike</u> requirements. The original BSD license was used for its namesake, the <u>Berkeley Software Distribution</u> (BSD)"
- "The Portable Operating System Interface (POSIX) is an IEEE standard that helps compatibility and portability between operating systems. Theoretically, POSIX compliant source code should be seamlessly portable. In the real world, application transition often runs into system specific issues"
- Real Time OS
- The scalability and degree of freedom to which it can be modified to suit application specific needs, from small footprint to large.
- Code Quality and conformity.

#### How is PX4 Built on NuttX

- PX4 drives the NuttX Makefile build system using make and cmake.
  - It is an out of tree build
  - We used to use NuttX make export
    - We now build the NuttX libraries as cmake projects.
- PX4 uses Cmake
  - **"CMake** is an extensible, open-source system that manages the build process in an operating system and in a compiler-independent manner."
- PX4 uses ccache
  - **"ccache** is a compiler cache. It speeds up recompilation by caching the result of previous compilations and detecting when the same compilation is being done again."
- PX4 uses nija[build]
  - **"Ninja** is a small build system with a focus on speed. It differs from other build systems in two major respects: it is designed to have its input files generated by a higher-level build system, and it is designed to run builds as fast as possible."

#### It looks like Make on the command line

- make help make px4\_fmu-v5 - build PX4 for fmuv5 hardware make nxp\_fmurt1062-v1
  - list all targets - build PX4 for NXP 1060 RT hardware

#### Familiar but different

make px4\_fmu-v5 oldconfig make px4\_fmu-v5 menuconfig

- We build what we can in parallel
- We drive the defconfig to .config process
- We dynamically add to the builtins
- We use the provided magic:
  - CONFIG\_ARCH\_BOARD\_CUSTOM\_DIR="../nuttx-config" Ο
  - CONFIG\_ARCH\_BOARD\_CUSTOM\_NAME="px4" Ο



We split the source and NuttX configuration. We build NuttX to libraries. The board library in nuttx is empty!

Board source is built in PX4 and linked to the NuttX libraries.

<> Code	() Issues 316	17 Pull requests 157	Projects 13	C Security	Insights	🔅 Settings					
Branch: master - Firmware / boards / px4 / fmu-v5 / Create new file Upload files Find file History											
ItsTimmy and dagar Rover: Rewrote gnd_pos_control and removed gnd_att_control (#12239)											
init		px4_fmu-v5: rc.boa	px4_fmu-v5: rc.board_sensors start lis3mdl optional external magnetom						12 days ago		
nuttx-c	config	NuttX stm32f7 fully	NuttX stm32f7 fully re-enable dcache with write back (#12435)					3 days ago			
src		NuttX stm32f7 fully	NuttX stm32f7 fully re-enable dcache with write back (#12435)					3 days ago			
🖹 default	cmake	Rover: Rewrote gno	Rover: Rewrote gnd_pos_control and removed gnd_att_control (#12239)					2 days ago			
🖹 firmwa	re.prototype	boards organization	boards organization					8 months ago			
🖹 fixedwi	ing.cmake	NuttX stm32f7 fully	NuttX stm32f7 fully re-enable dcache with write back (#12435)					3 days ago			
multico	opter.cmake	NuttX stm32f7 fully	NuttX stm32f7 fully re-enable dcache with write back (#12435)					3 days ago			
rover.c	make	Rover: Rewrote gno	Rover: Rewrote gnd_pos_control and removed gnd_att_control (#12239)				2 days ago				
rtps.cm	nake	Rover: Rewrote gno	Rover: Rewrote gnd_pos_control and removed gnd_att_control (#12239)					2 days ago			
stackch	neck.cmake	Rover: Rewrote gno	_pos_control and r	emoved gnd_at	t_control (#1223	9)		2 c	lays ago		

		A-2-
<pre>idia</pre>	<pre>Piers Piers P</pre>	
	The second secon	

#### Test as you code 35 Complete builds in < 11 Minutes

eterna oop

Constraints
 Constrain

ps4,7ng-2,multicepte ps4,7ngps4,7ngv2,soor

0 1,180-12,10

pat tous0, estada

pad Jonu vel. default pad Jonu pad Jonu velpon dataut pad Jonu velpon dataut

Del Jour

pat, here

Pat John Vil, Simor

gal, frag

pat.Jesu vis.default

pet the

psi, teu da, makkept

pat.teu vic.mer

One vite of

pet stil star

PX4_misc / Firmware-compile < 1119					
Branch: master Commit: –	<ul> <li>10m 55s</li> <li>18 hours ago</li> </ul>	Changes by g Push event to	ithub ) branch master		
		Start B aeroter _ut airmind v2.c	uild End		
<u>Lean hea</u>	wily on Cl Too	<u>ls:</u>			

Build all PRs - prevents merging code breaks the build.

Run a style check - prevents merging code that is not to the coding standard

🚯 🛒 davids5 force-pushed the master\_nuttx\_7.28+\_rt branch from d48e943 to 3996e99 3 days ago



95

36s

38s

2s

#### Test as you fly

> px4\_fmu-v2\_test - Restore files previously stashed

> platforms/nuttx/Debug/jlink\_gdb\_upload.sh build/px4\_fmu-v2\_test/px4\_fmu-v2\_test.elf - Shell Script

> ./Tools/HIL/monitor\_firmware\_upload.py --device `find /dev/serial -name \*usb-FTDI\_\*` --baudrate 57600 -- Shell Script

./Tools/HIL/run\_nsh\_cmd.py --device 'find /dev/serial -name \*usb-FTDI\_\*' --cmd "param set CBRK\_BUZZER 782097" - Shell Script

Lean heavily on CI Tools:

Pull Request: PR-123 🗹 () 27m 9s						
	Start	Build mo, fmixdd- vo, default or default pod fmir vo, test of fmir vd, default or fmir vd, default or fmir vd, default or fmir vd, default or fmir vd, default or fmir vd, default	Plash and Run mpc_trushdo- vo_detail pod_trus-v2_test pod_trus-v2_test pod_trus-v2_test pod_trus- vd_detailt pod_trus- pod	End		
Tash and Run / px4 fmu-v2 test - <1s					Restart Flash and Run	D

adavids5 force-pushed the master\_nuttx\_7.28+\_rt branch from d48e943 to 3996e99 3 days ago

Add more commits by pushing to the master\_nuttx\_7.28+\_rt branch on PX4/Firmware.

×	At least 1 approving review is required by reviewers with write access. Learn more	e.	
0	Some checks were not successful	Hid	le all checi
~	4 errored, 1 failing, and 2 successful checks		
×	Compile All Boards — This commit cannot be built	Required	Details
×	Compile MacOS — This commit cannot be built		Details
×	Hardware Test — This commit cannot be built		Details
×	continuous-integration/jenkins/pr-head — This commit cannot be built		Details
×	📀 continuous-integration/appveyor/pr — AppVeyor build failed		Details
	Clinks Decision Decklin Laws		Passalla.
	This branch has conflicts that must be resolved	Resolve con	nflicts @



#### PX4 has been working on complete CI for NuttX

20 Build configurations in < 4 minutes 12-20 Seconds Each Per build of <board>/<config>!

V PX4 Drone Autop	ilot / NuttX < 2
Branch: pr-jenkins 🛛	③ 3m 38s

How can we help? PX4 team is willing to add **AND Maintain** full CI on NuttX in tree.

But we need some changes to support it. Inclusion of yaml files and cmake

Add a versioning Knot linking apps to nuttx



#### Some cool PX4 apps

dmesg hardfault\_log top uORB

#### **Ideas for future**

Fully nested prioritized interrupt structure. Compile time Device Tree



# HardFault Debugging

David Sidrane



http://www.nscdg.com

Gouda, NL 07/17/2019

### What is a HardFault?

Within NuttX, all roads lead to up\_assert via the common vector



#### **Common causes:**

- Both software and hardware can cause HardFaults
- Hardware accessing a peripheral that is not enabled -BusFault
- Executing a pure virtual function (AKA: null pointer execution)
- Dereferencing a null pointer
- Stack crash (AKA: stack smashing) or wild pointer corrupting data used downstream

### Scale of difficulty debugging a HardFault

### Simple to debug:

(Repeatable occurence of HardFault)

- Hardware accessing a peripheral that is not enabled
- Executing a pure virtual function
- Dereferencing a null pointer

#### **Complex to debug:**

(random occurence of HardFault)

- Stack crash or wild pointer corrupting data used downstream
- Inappropriate hardware interrupt priority settings

### The Evolution leading to the Pixhawk debug adapter



### **Tools** - HardFault debugging is not as difficult as it used to be

#### The old days:

#### Bond-out InCurcuitEmulator (ICE) \$15,000 USD

#### <u>Current:</u>

JTAG debugger \$20.00 USD



### **Live and Postmortem Debugging**

Live:

<u>GNU ARM</u> → <u>GNU MCU Eclipse!</u>

Set a breakpoint on up\_hardfault and up\_assert Set the PC equal to the LR Select assembly single step And step to bx Ir instruction in do\_irq that will return you to the line of code that caused the HardFault

#### **Postmortem:**

Reviewing the HardFault log Choosing addresses in flash And disassembling at those addresses